Design Verification Engineer - TechTeamz
  • Other
descripción del trabajo

Digital Hardware ASIC Verification Engineer (Spain / Egypt)

Work Location: Remote (Spain or Egypt) | Hybrid optional

Employment Type: Full-time Contractor via TechTeamz

Project Area: High-speed communications and signal processing chips

We're hiring a Verification Engineer to join a world-class team building next-gen digital IP. You’ll focus on creating reusable, scalable testbenches and validating complex SoCs using UVM methodology.

Responsibilities:

  • Create verification plans and testbenches using SystemVerilog/UVM
  • Develop assertions, coverage models, and reusable components
  • Work closely with RTL designers and architects to resolve bugs
  • Participate in regressions, reviews, and continuous improvement

Requirements:

  • 5+ years ASIC verification experience
  • Deep experience in SystemVerilog and UVM methodology
  • Good knowledge of simulation tools (e.g., VCS, Questa) and scripting (Python, Perl)
  • Familiarity with formal verification or coverage-driven techniques is a plus

If you are interested send over your CV.

;

demandante de empleo

busco trabajo
aplicar ahora

reclutador

estás reclutando
publicar un trabajo